

"current privilege level"

1980

2000

Search

Scholar

Results 1 - 10 of about 16 for "current privilege level". (0.15 seconds)

The Tera computer system - group of 3 »

R Alverson, D Callahan, D Cummings - portal.acm.org ... The (LEVEL-ENTER lev) operation sets tl;e current privilege level to the instruction map level if the current level is equal to lev. ... Cited by 456 - Web Search

Hypervisor-based fault tolerance - group of 21 »

TC Bressoud, FB Schneider - ACM Transactions on Computer Systems, 1996 - portal.acm.org Page 1. Hypervisor-Based Fault-Tolerance THOMAS C. BRESSOUD Isis Distributed Systems and FRED B. SCHNEIDER Cornell University Protocols ...

Cited by 95 - Web Search - BL Direct

Run-time generation of HPS microinstructions from a VAX instruction stream - group of 3 »

YN Patt, SW Melvin, WM Hwu, MC Shebanow, C Chen, J ... - portal.acm.org ... values becomes known. The Current Mode field is a two bit field that specifies the current privilege level of the machine. The de ... Cited by 12 - Web Search

Software fault tolerance in architectures with hierarchical protection levels - group of 6 »

BM Ozaki, EB Fernandez, E Gudes - doi.ieeecomputersociety.org ... If the descriptor denoted by the selector is visible at the current privilege level (the executing pro- gram has sufficient privilege to access the descriptor ... Cited by 7 - Web Search

The design of Operating System12 - group of 4 »

MS Kogan, FL Rawson - IBM SYSTEMS JOURNAL, 1988 - research.ibm.com ... its descriptor. The current privilege level of the machine is the privilege level of the currently executing code segment. Certain ... Cited by 3 - View as HTML - Web Search

16 位虚地址保护模式下 IntelX86 处理器的内存寻址机制 - group of 2 »

刘景森 - 河南大学学报 (自然科学版), 2000 - 万方数据资源系统 ... RPL与CPL(任务当前优先级,Current Privilege Level)通过比较可建立 EPL(任务有效优先级,Effective Privilege Level ... Web Search

A Multi-Threading Architecture for Multilevel Secure Transaction Processing - group of 11 »

HR Isa, WR Shockley, CE Irvine - doi.ieeecomputersociety.org ... for each segment. A current privilege level (CPL) is maintained as part of the execution state vector built into the CPU. The CPL ... Web Search - BL Direct

嵌入式微处理器保护方式下高特权级系统调用的研究

聂培琴, 樊晓桠, 高德远, 李树国 -- 计算机学报、2000 - 万方数据资源系统 ... CS.selector的最低两位RPL也就变成为当前运行的程序特权级CPL(Current Privilege Level),见图4所示. 图4 CS,SS及其高速缓存Cache. ...

Web Search

Embedded x86 Programming: Protected Mode

swipnet.se

... When entering the protected mode, the current privilege level (CPL) is 0 (the highest) because OS code is expected to be running. ...

View as HTML - Web Search - BL Direct

PORTING THE CHOICES OBJECT-ORIENTED OPERATING SYSTEM TO THE MOTOROLA 68030

BA HELGAAS - 1991 - choices.cs.uiuc.edu

Page 1. PORTING THE CHOICES OBJECT-ORIENTED OPERATING SYSTEM TO THE MOTOROLA 68030 BY BJORN ANDREW HELGAAS BA, Augustana College, 1988 THESIS ...

View as HTML - Web Search - Library Search

Google ▶
Result Page: 1 2 Next

"current privilege level"

Search

Google Home - About Google - About Google Scholar

©2006 Google

•	

CiteSeer Find	:	Documents	Citations
---------------	---	-----------	-----------

Searching for privilege level and change.

Restrict to: <u>Header Title</u> Order by: <u>Expected citations Hubs Usage Date Try: Google (CiteSeer) Google (Web) Yahoo! MSN CSB DBLP 8 documents found. **Order: number of citations.**</u>

An Extensible Protocol Architecture for Application-Specific. - Fiuczynski (1996) (Correct) (45 citations) Openness. An application, regardless of its **privilege level**, may define application-specific protocols, protocol graph that can be dynamically **changed** as applications come and go. Once in the kernel, systems does not encourage small localized **changes**. Plexus offers application developers a www.tns.lcs.mit.edu/~djw/library/extprotarch.ps.gz

One or more of the query terms is very common - only partial results have been returned. Try <u>Google</u> (<u>CiteSeer</u>).

Just-in-time Transparent Resource Management in.. - Baratloo, Itzkovitz.. (1998) (Correct) (1 citation) Furthermore, the system runs with user-level privilege, and thus can not compromise the security of our resource manager utilizes to dynamically change the allocation of resources to running jobs. www.cs.technion.ac.il/~ayali/publications/tr1998-762.ps.gz

A Graph-Based Network-Vulnerability Analysis System - Laura Painton Swiler (1997) (Correct) the attacker has accessed and the user **privilege level** he or she has compromised. The arcs in the modification of access control. Edges represent a **change** of state caused by a single action taken by the and therefore, each edge represents a **change** in state on one or more devices. Examples of infoserve.sandia.gov/sand_doc/1997/973010-1.pdf

Optimal Charging of Capacitors - Desoete, De Vos (Correct)

The problem is stated as follows: how to **change** the voltage V h (t) over a capacitor (with The challenge is the following: how to **change** the voltage source V c (t) in order to do better pin, but instead to the bulk pin. Only a dramatic **change** of technology would avoid this problem. A www.it.dtu.dk/~ian/patmos98/papers/desoete.pdf

IBM Secureway Cryptographic Products IBM 4758 PCI. - First Edition June (Correct)

. 3-14 Privilege levels .3-15 CP/Q

.4-1 Privilege change .

share underlying physical storage, in which case **changes** made by one process are visible in all other www6.software.ibm.com/software/cryptocards/lsldesgd.pdf

Instruction Set Commutivity - Windley (Correct)


whether or not interrupts are enabled, and the **privilege level** of the CPU. 3 The Instruction Set. AVM-2 critical applications since reordering can easily **change** the meaning and an instruction sequence and about the rules that he gave for avoiding semantic **changes** one researcher, who developed the code lat.cs.byu.edu/pub/hol/lat-papers/inst-comm.ps

<u>User-Level Threads on a General Hardware Interface - Mayes, Quick, Warboys (1995)</u> (<u>Correct</u>) setregctx(pair requires a **change** in **privilege level**. 3. what facilities the processor provides hwo getregctx(hwo setregctx(pair requires a **change** in **privilege level**. 3. what facilities the 0 stack as the event cb. On an event, there is a **change** to **privilege-level** 0 and the stack pointer is ftp.cs.man.ac.uk/pub/cnc/arena-threads.ps.gz

Application of Object-Oriented and Artificial Intelligence... - Wohlrab (1996) (Correct)
the frequent crossing of address space and privilege level boundaries turned out to be rather too
94]Other solutions are needed if requirements change at runtime, as it is easily the case with server
modified, and, if problems arise on behalf of the change, the problem is fixed. The fixation can again
www.tu-chemnitz.de/informatik/HomePages/Betriebssysteme/publications/local/papers/1996/Wohlrab1996b.ps.gz

Try your query at: Google (CiteSeer) Google (Web) Yahoo! MSN CSB DBLP

CiteSeer.IST - Copyright Penn State and NEC



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

+"current privilege level"

Feedback Report a problem Satisfaction survey

Published before April 2000
Terms used <u>current privilege level</u>

Found 5 of 108,348

Relevance scale 🔲 🖵 📾 📟

Sort results

by Display results relevance

expanded form

Save results to a Binder

Search Tips

Open results in a new

window

Try an <u>Advanced Search</u>
Try this search in <u>The ACM Guide</u>

Results 1 - 5 of 5

1 Hypervisor-based fault tolerance

T. C. Bressoud, F. B. Schneider

December 1995 ACM SIGOPS Operating Systems Review , Proceedings of the fifteenth ACM symposium on Operating systems principles SOSP '95, Volume 29

Issue 5

Publisher: ACM Press

Full text available: pdf(1.26 MB)

Additional Information: full citation, references, citings, index terms

² The Tera computer system




Robert Alverson, David Callahan, Daniel Cummings, Brian Koblenz, Allan Porterfield, Burton Smith

June 1990 ACM SIGARCH Computer Architecture News, Proceedings of the 4th international conference on Supercomputing ICS '90, Volume 18 Issue 3b

Publisher: ACM Press

Full text available: pdf(746.55 KB) Additional Information: full citation, references, citings, index terms

³ Run-time generation of HPS microinstructions from a VAX instruction stream



December 1986 ACM SIGMICRO Newsletter, Proceedings of the 19th annual workshop on Microprogramming MICRO 19, Volume 17 Issue 4

Publisher: ACM Press

Full text available: pdf(808.93 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

The VAX architecture is a popular ISP architecture that has been implemented in several different technologies targeted to a wide range of performance specifications. However, it has been argued that the VAX has specific characteristics which preclude a very high performance implementation. We have developed a microarchitecture (HPS) which is specifically intended for implementing very high performance computing engines. Our model of execution is a restriction on fine granularity data flow. ...

4 Hypervisor-based fault tolerance

Thomas C. Bressoud, Fred B. Schneider

February 1996 ACM Transactions on Computer Systems (TOCS), Volume 14 Issue 1



Publisher: ACM Press

Full text available: pdf(1.89 MB)

Additional Information: full citation, abstract, references, citings, index terms

Protocols to implement a fault-tolerant computing system are described. These protocols augment the hypervisor of a virtual-machine manager and coordinate a primary virtual machine with its backup. No modifications to the hardware, operating system, or application programs are required. A prototype system was constructed for HP's PA-RISC instruction-set architecture. Even though the prototype was not carefully tuned, it ran programs about a factor of 2 slower than a bare machine would.

Keywords: fault-tolerant computing system, primary/backup approach, virtual-machine manager

5 The use of microcode instrumentation for development, debugging and tuning of operating system kernels



S. W. Melvin, Y. N. Patt

May 1988 ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1988 ACM SIGMETRICS conference on Measurement and modeling of computer systems SIGMETRICS '88, Volume 16 Issue 1

Publisher: ACM Press

Full text available: pdf(630.68 KB)

Additional Information: full citation, abstract, references, citings, index terms

We have developed a tool based on microcode modifications to a VAX 8600 which allows a wide variety of operating system measurements to be taken with minimal perturbation and without the need to modify any operating system software. A trace of interrupts, exceptions, system calls and context switches is generated as a side-effect to normal execution. In this paper we describe the tool we have developed and present some results we have gathered under both UNIX 4.3 BSD and VAX/VMS V4.5. We co ...

Results 1 - 5 of 5

The ACM Portal is published by the Association for Computing Machinery. Copyright @ 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

